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ABSTRACT
system using differential phase-
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A communication
shift-keying (DPSK) transmits and receives binary
data without requiring timing or phase reference sig-
nals. The system encodes and modulates the data at
the transmitter, and decodes and demodulates the
data at the receiver, without ambiguity as to the data
content.
7 Claims, 5 Drawing Figures
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DIFFERENTIAL PHASE-SHIFT-KEYED
COMMUNICATION SYSTEM
3,816,657
ORIGIN OF THE INVENTION
The invention described herein was made in the per-
formance of work under a NASA contract and is sub-
ject to the provisions of Section 305 of the National
Aeronautics and Space Act of 1958, Public Law
85-568 (72 Stat. 435; 45 U.S.C. 2457).
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to differential phase-
shift-keyed (DPSK) communication systems.
2. Description of the Prior 'Art
Prior art quadriphase phase shift keying communica-
tion systems required a phase reference signal in en-
coding and decoding to determine the amount of phase
shift to correctly indicate the data.
When the phase reference signal was transmitted
with the data, the signal-to-noise ratio of the data in the
signal was reduced, and bandwidth available for data
was consumed. When the phase reference signal was
generated at the receiver, such signal assumed any one
of four phases relative to the received data, causing am-
biguity as to the data content. Reference signals de-
rived from the incoming data were dependent in accu-
racy on the state of the transmission medium.
SUMMARY OF INVENTION
Briefly, the present invention provides a new and im-
proved differential phase-shift-keyed communication
system and transmitter for phase-shift-keyed signals
formed from input data bits.
A carrier source at the transmitter provides a carrier
signal of a predetermined frequency, and an encoder
responds to the input data bits forming phase incre-
ment signals in accordance with the input data bits. The
phase increment signal is modulated onto the carrier
and sent from the transmitter to the receiver.
The encoder compares the incoming data bits for
each successive transmission interval with the phase in-
crement signal for the preceding transmission interval
to form the next phase increment signal. The encoder
includes a storage circuit for the phase increment signal
and digital circuitry for performing the comparing and
encoding.
It is an object of the present invention to provide a
new and improved different phase-shift-keyed commu-
nication system and transmitter.
BRIEF DESCRIPTION OF DRAWINGS
FIG. 1 is a schematic electrical circuit diagram of the
transmitter of the present invention;
FIG. 2 is .a schematic electrical circuit diagram of a
receiver of the system of the present invention; and
FIG. 3 is a voltage waveform diagram of signals pres-
ent in the transmitter of FIG. 1;
FIG. 4 is a voltage waveform diagram of signals pres-
ent in the receiver of FIG. 2; and
FIG. 5 is a voltage phasor diagram of signals present
in the receiver of FIG. 2.
DESCRIPTION OF PREFERRED EMBODIMENT
In the drawings, a communication system for trans-
mitting differential phase-shift-keyed signals (DPSK)
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formed from input data bits is shown. The system in-
cludes a transmitter T (FIG 1) which sends the phase-
shift-keyed signals over a telehone or a telegraph wire
or on a subcarrier in an RF communication system, or
in other data communication systems to a receiver R
(FIG. 2).
The transmitter T includes a carrier source oscillator
O which provides a carrier signal of a predetermined
frequency to a modulator M. An encoder E responds
to incoming input data bits and forms a phase incre-
ment signal which is modulated onto the carrier signal
by the modulator M.
The encoder E of the transmitter T receives on input
conductors 11 and 12 the incoming or input data bits
to be transmitted by the transmitter T. For identifi-
cation purposes, the data bits on the input conductor
11 are labeled "Channel 1," while the data bits on the
input conductor 12 are labeled "Channel 2."
The input bits are synchronized by a bit clock pro-
ducing a "Clock" pulse waveform 101 (FIG. 3). The
input bits of Channel 1 and Channel 2 are in conven-
tional digital data format as indicated by voltage wave-
forms 102 and 103 (FIG. 3), respectively. The bits of
Channel 1 and Channel 2 may be from two separate
channels of data, or may be two serial bits from'a single
data bit stream converted to parallel format in a con-
ventional serial-to-parallel data format converter.
The encoder E further receives an Add Clock signal,
of like frequency to the clock pulse waveform 101. As
indicated at 104, the Add Clock pulse waveform is
slightly delayed from the clock pulse waveform in order
to allow the encoder E to respond to changes in the in-
coming data on Channel 1 and Channel 2 before en-
coding same.
The input conductor 11 furnishes the Channel 1 data
to a first input terminal 14a of a three-input digital
adder 14. The input conductor 12 furnishes the Chan-
nel 2 data to a first input terminal I6a of a two-input
adder 16. The incoming data on the conductors 11 and
12 to the encoder E accordingly is in the form of pairs
of data bits.
The encoder E receives the incoming pairs of data
bits and forms, in a manner to be set forth below, a
phase increment signal composed of two bits. These
two bits, based on the incoming data, are furnished to
the modulator M to indicate the desired output signal.
The two-input adder 16 forms a first bit of the phase in-
crement signal, while the three-input adder 14 forms
the second bit of such signal. Accordingly, the incom-
ing data bit pairs of Channel 1 and Channel 2 are desig-
nated the second incoming data bit and the first incom-
ing data bit, respectively, in accordance with the desig-
nation of the bits of the phase increment signal formed
in the adders 14 and 16.
The two-input adder 16 is a conventional digital logic
circuit and forms the first bit of the phase increment
signal by comparing an incoming data bit present at the
input terminal 16a with the first bit of the phase incre-
ment signal formed during the preceding transmission
interval. The first bit of the phase increment signal
formed during the preceding transmission interval is
stored in a first storage flip-flop 18. The flip-flop 18
may be any suitable bistable digital logic memory de-
vice.
A first output terminal 18a of the flip-flop 18 pro-
vides a logic " 1" signal when the first bit of the phase
increment signal during the preceding transmission in-
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terval was a logic " 1" signal. A conductor 20 electri- thereof when the digital sum of the three input signals
cally connects the output terminal 18a to a second is a logic "0," with or without carry,
input terminal 16b of the two-input adder 16. A second The adder 14 provides a Carry signal at a carry out-
output terminal 18/> of the flip-flop 18 provides a logic put 14/thereof when at least two of the three input sig-
" 1" level signal when the first bit of the phase incre- 5 nals are logic " 1." The carry output terminal 14/is not
ment signal formed during the preceding transmission used, since as will be set forth below, only four phase
interval was a logic "0 " increments are needed from the encoder E.
The two-input adder 16 serves as a first adder in the* The output terminal \4dof the adder 14 is connected
encoder E and forms the first bit of the phase incre- through a conductor 32a to an input AND gate 34a.
ment signal. The adder 16 forms a logic " 1" output sig- 10 The AND gate 34a receives the Add Clock waveform
nal and provides same at a first output terminal 16c 104 from the conductor 26a and transfers the output
when the stored first bit present at the input terminal signal from the output terminal I4d to an S input 28a
I6b and the incoming data bit present at the input ter- of the flip-flop 28.
minal 16a differ from each other The output signal The output terminal I4e of the adder 14 is connected
present at the terminal 16c is furnished by a conductor '5 by a conductor 32b to an input AND gate 34b. The
22a to an input AND gate 24a. The input gate 24a AND iate **b receives the Add Clock pulse waveform
further receives the Add Clock pulse waveform 104 104 from the conductor 26a and gates the signal from
over an input conductor 26a The AND gate 24a the outPut terminal I4e of the adder 14 to an R input
furnishes the signal from the output terminal 16c of the terminal 28/> of the flip-flop 28.
adder 16 to an S input 18c of the flip-flop 18. 20 The flip-flop 28 is a conventional binary storage de-
The adder 16 forms a logic " 1" output signal at an vice and stores therein the second bit of the Phase in'
output terminal 16<* thereof when the stored first bit crement si8nal- fo"ned by the adder 14' An outPut ter"
present at the input terminal 16*> and the incoming data mmal 28c of the fllP-fl°P 28 Provides the s.gnal level
bit at the input terminal I6a are the same logic level. ,. P^ffnt at the S '"P"1 28a thereof when the AND gate
The signal present at the output terminal I6d is fur- 25 34a is energized by the Add Clock pulse waveform 104.
nished by a conductor 22b to a second input AND gate An output terminal 28rf of the flip-flop 28 presents the
24b. The AND gate 24b further receives the Add Clock signal level present at the R input 28* when the AND
pulse waveform 104 to furnish the s.gnal from the out- *a*34b ""energized by the waveform 104
put terminal I6d to an R input terminal 18</ of the flip-
 30
 Th
f
e enc<?defrt E accordingly forms the phase mere-fl 10 r J)u ment signal of two bits from the incoming data bits of
TU «!• n to . *u «• . u . ««L u • Channel 1 and Channel 2 present on the conductor 11The flip-flop 18 stores the first bit of the phase incre-
 and forme£, m * three.j t adder ,4 and
ment signal formed by the adder 16 for the duration of
 stored m ^ fl 2g Conducto
H
rs 40fl and 4flfc
one transmission interval, or the time between succes-
 electrical, conne
K
ct the out ts 2gc and 28rfof the flip,
sive pulses in the Add Clock waveform 104. The signal
 35 flop 28 respectively, to the modulator M. Bit 1 of the
furnished to the S input terminal 18c is stored in the ^
 incre
H
ment J , ls formed b the two.input
flip-flop 18 and provided at the output terminal 18a
 adder lfi and stored m the fl fl lg Conductors &,
while the signal furnished to the R input terminal 18d
 and 42fc electrical,y connect the output terrninais i8a
of the flip-flop 18 is stored therein and provided at the
 and m respectively, to the modulator M. Portions of
output terminal 18*. 40
 the conductors 40fl, 40b, 42a and 42b are not shown in
The adder 16 forms a carry output signal when the
 the drawmgs in order to preserve clarity therein,
stored first bit present at the input terminal I6b and the
 The camer source OSCInator o is a conventional os-
mcommg data bit present at the input terminal 16a are
 d,,ator providing an output signal at a predetermined
each at a logic " 1" level. The carry output signal is pro-
 carrier frequency. The output signal from the oscillator
vided at an output terminal I6e and furnished by a con- 45
 Q js furnished by a conductor 44 to a conventional
ductor 28 to a second input terminal I4b of the three- four-phase generator 46. The four-phase generator 46
input adder 14. provides, as is known four output signals in phase quad-
The three-input adder 14 is a conventional digital
 rature. An output conductor 46a provides a signal,
logic circuit and forms the second bit of the phase in- which may be a square wave or a sine wave, at a first
crement signal by comparing a second incoming data 50 predetermined phase relationship. An output terminal
bit present at the input terminal 14a with the second bit 4<y, provides an output signal 90° out of phase, or in
of the phase increment signal formed during the pre- phase quadrature with the output signal on the conduc-
cedmg transmission interval. Adder 14 receives the tor 46a. An output conductor 46c provides an output
stored second bit from a storage flip-flop 28 at an input
 signai ,n phase quadrature with the signal present on
terminal I4c over a conductor 30. " the conductor 46b, and 180° out of phase with the sig-
The three-input adder 14 thus functions as a second nal on the conductor 46a. An output conductor 46d
adder and digitally adds the stored second bit provided provides an output signal in phase quadrature with the
at the input terminal 14c, the second incoming data bit output signals present on the conductors 46a and 46c
provided at the input terminal 14a and the carry output and 180° out of phase with the signal present on the
signal from the adder 16 furnished at the input terminal conductor 46b.
I4b to form the second bit of the phase increment sig- The modulator M receives the carrier signal output
nal on the conductors 46a, 46h, 46c and 46d from the four-
Trie three-input adder 14 provides a logic " 1" output phase generator 46 and modulates the phase increment
signal at an output terminal I4d thereof when the digi-
 65 signal from the encoder E onto the carrier signal to
tal sum of the three input signals is a logic " 1," with or form the transmitted signal A modulating gate circuit
without carry. The three-input adder 14 provides a 50 of the modulator M performs the modulating func-
logic "1" output signal at an output terminal I4e tion. A first modulating gate 51 is electrically con-
3,816,657
nected with the conductors 40ft and 42b and with the
conductor 46a to form a 0° phase output signal repre-
senting the sum of the phase, or differential phase shift,
and the previously transmitted signal. The encoder E
indicates that the 0° phase output signal is required, 5
based on incoming data, by presence at the outputs 28c
and 2Sd of the flip-flops 28 and 18 of logic "0," and
logic "1" at the output terminals 28</ and 18b,
respectively. Outputs of flip-flop 28 and 18 from the
encoder E in response to waveforms 102 and 103 are 10
shown at 105 and 106, respectively.
A second modulating gate 52 is electrically con-
nected with the conductors 40b, 42a and 46b to form
a 90° phase output signal representing the sum of the
phase increment signal and the previously transmitted 15
signal. The encoder E indicates that a 90° phase output
signal is required, based on the incoming data, when bit
1 of the phase increment signal is one, as indicated by
a logic "1" at the output terminal 18a of the flip-flop
18, and when bit 2 of the phase increment signal is O, 20
as indicated by a logic " 1" at the output terminal 28d
of the flip-flop 28.
A third modulating gate 53 is electrically connected
with the conductors 40a, 42ft and 46c to form a 180°
phase output signal representing the sum of the phase 25
increment signal and the phase increment. The encoder
E indicates same, based on the incoming data, when the
bits 1 and 2 of the phase increment signal are 0 and 1,
respectively, as indicated by a logic "1" at the output
terminal 28c of the flip-flop 28, and a logic " 1" at the 30
output terminal 18ft of the flip-flop 18.
A fourth modulating gate 54 is electrically connected
with the conductors 40a, 42a and 46d to form a 270°
phase output signal indicating the sum of the phase in-
crement signal and the previous signal The encoder E 35
indicates that a 270° output signal is needed, based on
the incoming data, when the bits 1 and 2 of the phase
increment signal are each 1, as indicated by logic " 1"
signals at the terminals 28c and 180 out of the flip-flops
28 and 18, respectively. 40
An OR gate 55 is electrically connected to each of
the modulating gates 51, 52, 53 and 54 and permits the
output phase signal formed by each of the gates to pass
therethrough.
The following chart defines the coding logic of the 45
encoder E and the phase increment added by the en-
coder E onto the signal sent during the preceding trans-
mission interval so that the incoming data bits on Chan-
nels 1 and 2 are indicated by the differential phase
shift, (DPSK), or increment, between the present phase 50
output signal and the phase output signal sent during
the preceding transmission interval.
270° 180°
CODING LOGIC OF TRANSMITTER T
Previous
Signal
Ch2
Incoming
Data
90°
180°
270°
Ch
0
0
1
I
0
0
I
1
0
0
I
I
0
0
I
Phase
Increment
0°
90°
180°
270°
0°
90°
180°
270°
0°
90°
180°
270°
0°
90°
180°
Phase 55
Output
0°
90°
180°
270° 60
90°
180°
270°
0°
180°
270°
0° 65
90°
270°
0°
90°
It should be noted that only four phase output signals
are required, and that accordingly the carry output
from adder 14 is not used.
It should be understood that the modulating gate cir-
cuit 50 is used when the output signals from the four-
phase generator 46 are square waves. When the output
signals of the four-phase generator 46 are sine waves,
the modulating gates 51 through 54 are replaced by an-
alog switches, and the OR gate 55 is replaced by a sum-
ming amplifier or summing junction.
An output conductor 57 provides the DPSK output
signal from the modulator M to a band pass filter 58.
The band pass filter 58 is set at the center frequency/„
of transmission of the transmitter T, and a sinusoidal
output signal is provided thereby over an output con-
ductor 59.
The receiver R (FIG 2) receives the incoming DPSK
signal from the transmitter T over an input conductor
59a The receiver R includes a quadriphase demodula-
tor D and a subtracting decoder S. The quadriphase de-
modulator D includes a signal processing circuit 60
which derives a local reference signal from the received
signal and a demodulating phase detector circuit 70
which demodulates the received signal with the local
reference signal from the signal processing circuit 60 to
form a received phase increment signal having one of
four states. The decoder S responds to the received
phase increment signal and forms output data bits in
accordance with the state of the received phase incre-
ment signal.
The signal processing circuit 60 is a times-four loop
deriving a local reference signal from the received sig-
nal to be furnished to the demodulating phase detectors
70. A signal squaring circuit or frequency doubling cir-
cuit 61 receives the input signal from the conductor
59a. The squaring circuit 61 forms an output signal
having twice the frequency of the received input signal.
The square wave output signal from the squaring cir-
cuit 61 is provided over a conductor 6 la to a band pass
filter 62. The band pass filter has a frequency pass band
centered at twice the frequency of the carrier source
oscillator O and the band pass filter 58 in the transmit-
terT(FIG 1)
A second squaring circuit 63 is electrically connected
by a conductor 62a to the output of the band pass filter
62. The squaring circuit 63 operates in a like manner
to the squaring circuit 61 to provide an output signal
having twice the input signal frequency over an output
conductor 63a to a band pass filter 64. The center fre-
quency of the band pass filter 64 is four times the fre-
quency of the incoming signal present at the input con-
ductor 59a to the receiver R
A phase locked loop 65 operating at the center fre-
quency of the band pass filter 64 receives the output of
the filter 64 over an output conductor 64a. The phase
locked loop 65 derives a phase-invariant signal at four
times the carrier frequency of the incoming data signal
and provides this signal over an output conductor 65a
to a frequency divider network 66. The frequency di-
vider network 66 divides the frequency of the incoming
signal on the conductor 65a by a factor of four and ac-
cordingly provides an output signal over a conductor
66a at the carrier frequency, or frequency of the in-
coming data on the conductor 590.
It should be noted that the signal processing circuit
60 in deriving a local reference signal forms a phase in-
3,816,657
7 8
variant signal. Because of the invanance of the locally local reference signals on the conductor 7la and 72a
derived reference signal, the incoming DPSK signal can
assume any one of four phases relative to the phase in- The phase detector 73 provides a positive output sig-
variant local reference signal formed in the signal pro- nal over the output conductor 75 when the incoming
cessing circuit 60. 5 DPSK signal and the phase shifted local reference sig-
The four phases of the incoming DPSK are illustrated nal on the conductor 71a are 90° or less different in
schematically in the accompanying drawings (FIG 5) phase. The output signal on the conductor 75 from the
as voltage phasors llOa, 110ft, UOc and HOd. The phase detector 73 is a negative signal when the incom-
phase lock loop 65 forms a local reference signal which ing DPSK signal and the phase shifted local reference
is synchronized with one of the four voltage phasors 10 signal are more than 90° out of phase with each other
llOa, 110ft, UOc and HOd. Since no reference signal Accordingly, when the incoming DPSK signal has a
is transmitted, however, the particular phasor synchro- phase indicated by the phasors 110a and 1 lOd (FIG 5),
nized with the phase invariant local reference signal is the output of the phase detector 73'on the conductor
not known. Accordingly, the absolute phase of the in- 75 is positive. Conversely, when the incoming DPSK
coming data on the conductor 59a is not determinable. 15 signal has a phase corresponding to the phasors 110ft
and UOc, the output conductor 75 has a negative out-
The transmitter T, as has been set forth, sends the put signal.
DPSK output signal by adding a phase increment signal Similarly, the phase detector 74 provides a positive
to the signal from the preceding transmission interval output signal on the conductor 76 when the incoming
Since the input data bits for the current transmission 20 DPSK signal has a phase indicated by the phasors 1 lOc
interval are thus represented by the phase increment and HOd, and a negative signal when the incoming
added by the encoder E of the transmitter T, with the DPSK signal has a phase corresponding to the phasors
present invention the absolute phase of the incoming llOa and 110ft.
data is not required. As will be set forth below, the The output conductors 75 and 76 from the demodu-
phase detecting demodulator circuit 70 forms a re- 25 latmg phase detector circuit 70 furnish the output sig-
ceived phase increment signal having one of four states nals from the phase detectors 73 and 74 to signal condi-
by comparing the phase invariant local reference signal tioner and bit synchronizer circuits 78 and 79, respec-
with the incoming data. lively. The signal conditioner and bit synchronizer cir-
The phase invariant signal from the signal processing cuits 78 and 79 are conventional and commercially
circuit 60 is provided by the conductor 66a to a first 30 available circuits which remove noise and produce two
phase shift network 71 of the phase detecting demodu- synchronized binary bit streams over output terminals
lator 70. The phase shift network 71 introduces a 45° 78a and 79a, respectively, to the subtracting decoder
phase shift to the phase invariant signal and provides S an EMR Model 2726-02 PCM signal conditioner and
such signal over an output conductor 7 la to the re- Model 2727 Selector Module is one commercial model
mainder of the phase detector circuit 70. The 45° phase 35 which could be used for the circuits 78 and 79. A corn-
shift introduced to the phase invariant signal by the mon conductor 78ft is electrically connected between
phase shift network 71 causes the output signal on the • the bit synchronizer portion of the circuit 78 and the bit
conductor 71a to assume a reference phase equidistant synchronizer portion of the circuit 79 to insure that the
in phase between two of the four possible received pha- circuits 78 and 79 operate in synchronism in response
ses A voltage phasor 111 (FIG 5) illustrates the refer- 40 to a common clock pulse waveform 121 (FIG. 4). An
ence phase of the signal on the conductor 71a output conductor 78c provides the clock pulse wave-
equidistant between the phasors 110a and 1 lOd, for ex- form 121 to the subtracting encoder S in order that the
ample. It should be understood that the output signal encoder S operates in synchronism with the remaining
on the conductor 71a may be formed equidistant be- circuitry of the receiver R.
tween the phasors llOa and 110ft, the phasors 110ft The signal conditioner and bit synchronizer circuits
and UOc or the phasors UOc and HOd depending 78 and 79 respond to the presence of a positive output
upon the ambiguity between the incoming data and the signal from the phase detector circuit 70 on the con-
local reference signal, as has been set forth. ductor 75 and 76 by providing a logic "0" output sig-
The conductor 7la provides the phase shifted local nal. Conversely, the circuits 78 and 79 respond to a
reference signal to a second phase shift network 72 and negative input signal by providing a logic " 1" output
to a first demodulating phase detector 73. The phase signal over the conductors 78a and 79a to the decoder
shift network 72 introduces a 90° phase shift to the sig- S.
nal present on the conductor 7 la and furnishes such A count correcting Exclusive Or gate 81 is electri-
90° phase shift signal over an output conductor 72a to „ cally connected at an input terminal 81a to the conduc-
a second demodulating phase detector 74. A voltage tor 78a to receive the first bit of the output signal from
phasor 112 illustrates the phase relation between the the signal conditioner and bit synchronizer circuit 78.
signal on the conductor 72a and the signal on the con- The Exclusive Or gate 81 is electrically connected at a
ductor 71a as indicated by the phasor 111. The voltage second terminal 81ft to the conductor 79a in order to
on the conductor 72a is in phase quadrature with and „ receive the second bit of the received phase increment
lagging by 90° the signal on the conductor 7 la. signal from the signal conditioner circuit 79. The Ex-
The incoming DPSK signal on the input conductor elusive Or gate 81 is included in the decoder S in order
59a is furnished by input conductor 73a and 74a to the to correct the input signal to the decoder S so that such
demodulating phase detectors 73 and 74. The phase input signal corresponds to the signal sent by the trans-
detectors 73 and 74 are conventional circuits and pro-
 6J mitter T.
vide output signals over output conductors 75 and 76 For example, if the incoming signal to the receiver R
whose polarity depends upon the phase relation be- is 45° out of phase with the local reference signals, as
tween the incoming DPSK signals and the phase shifted indicated by the phasors HOd, 111 and 112 (FIG. 5),
3,816,657
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an incoming signal increment of 180°, as indicated by minal 87d to an output conductor 90a. The adder 87
the phasor 1 lOfc, causes a negative output signal from further provides a Carry subtract signal at an output
each of the detectors 73 and 74. The signal conditioner terminal 87e when the subtraction result must be car-
units accordingly indicate logic " 1" at the output con- ried from the second bit to the first bit.
ductor 78a and 79a, respectively The count correcting 5 A conductor 88a electrically connects the Carry out-
Exclusive Or gate corrects the erroneous indication of put terminal 87e to a third input 85c of the adder 85.
270° by providing an output logic "0" at an output ter- The adder 85 digitally subtracts the stored first bit of
minal 81c. the phase increment signal present at the input terminal
Sample outputs of the signal conditioner circuits 78 85o from the currently received first bit of the phase
and 79 for a succession of received data bits are indi- 10 increment signal as present at the input terminal 85/>,
cated by waveforms 122 and 123, while waveforms 124 together with subtracting the carry subtract signal pres-
and 125 indicate the effect of the count correcting Ex- ent at the input terminal SSt, when appropriate. The
elusive Or gate on waveforms 122 and 123, respec- adder 85 provides the first bit of the output data signal
lively at an output terminal SSd to a conductor 90fe. A Carry
A storage circuit 82 including a first one-bit shift reg- 15 output terminal 8Se of the adder 85 provides a Carry
ister 82a electrically connected to the connector 78a Output signal in a like manner to the adder 87. How-
and a second one-bit shift register 82b, electrically con- ever, the Carry signal formed by the adder 85 is not
nected to the output 81c of the Exclusive Or gate 81 necessary for the operation of the present invention
store the phase increment signal formed during the pre- - In the operation of the present invention, the incom-
ceding transmission interval. The shift registers 82a and 20 ing data bits of Channel 1 and Channel 2 on the con-
S2b are electrically connected by the conductor 78c to ductors 11 and 12 are encoded in the encoder E so that
receive the clock pulse and operate in synchronism a phase increment signal having one of four values in
with the bit synchronizer portion of the signal condi- accordance with the state of the input data bits is
tioner circuits 78 and 79. formed The encoder E forms a two-bit phase incre-
An inverter 83a electrically connects the shift regis- 25 ment signal for each successive transmission interval in
ter 82a to a first input 85a of a three-input adder 85. response to the incoming data bits by comparing the
An inverter S3b is electrically connected between the two incoming data bits with the two bits of the phase
shift register 82b and a first input terminal 87b of a sec- increment signal formed during the preceding transmis-
ond three-input adder 87. The inverters 83a and 83/> sion interval. The phase increment signal from the en-
invert the output logic signals from the shift registers -"' coder E is modulated onto the output signal from the
82o and S2b and thus adjust logic levels so that a posi- carrier oscillator O in the modulator M to form the
live output of either of the detectors 73 and 74 is indi- phase output signal transmitted through the filter 58
cated as a logic " 1" at the inputs to the adders 85 and over the output conductor 59.
87. The output signal from the transmitter T is sensed at
The adders 85 and 87 are like structure to the adder 35 the input conductor 59a of the receiver R and a local
14 in the transmitter T The adder 85 is electrically reference signal is derived from the incoming signal by
connected at an input terminal 8Sb by a conductor 86 the quadnphase demodulator D. The local reference
to the output of the signal conditioner circuit 78. The signal is then used by the demodulating phase detectors
adder 85 thus serves as a comparator for forming a first 73 and 74 to demodulate the received signal and form
bit of the output data signal by comparing the first bit 40 a reference phase increment signal having one of four
of the currently received phase increment signal with states. As has been set forth above, the ambiguity due
the first bit of the phase increment signal stored in the to the lack of a carrier reference signal is overcome by
shift register 82a. the phase detectors 73 and 74, in conjunction with the
In a like manner, the adder 87 is electrically con- subtracting decoder S The subtracting decoder S re-
nected by a conductor 860 to receive the output of the spends to the received phase increment signal from the
Exclusive Or gate 81 at an input terminal Sib thereof phase detectors 73 and 74 and forms output data bits
The adder 87 forms a second bit of the output data sig- in accordance with the state of the received phase m-
nal by comparing the second bit of the currently re- crement signal
ceived phase increment signal with the stored second The subtracting decoder S forms the output data bits
bit of the received phase increment signal from the pre- by comparing the received two-bit phase increment sig-
ceding transmission interval. nal with the phase increment signal formed during the
Since, as has been set forth above, the encoder E in preceding transmission interval In this manner, two
the transmitter T forms the phase increment signal by data bits are transmitted as a four-phase DPSK trans-
adding a differential phase shift in accordance with the mission signal from the transmitter T to the receiver R
input data, the adders 85 and 87 are used as digital sub- without requiring a phase reference signal to be trans-
tractors to digitally subtract the stored phase increment mitted therewith, and without requiring multiple fre-
signal received during the preceding transmission inter- quency channels and additional bandwidth
val from the phase increment signal currently being re- The foregoing disclosure and description of the m-
ceived. Accordingly, the adder 87 receives a logic " 1"
 6Q vention are illustrative and explanatory thereof, and
input signal at a third input 87c thereof The adder 87 various changes in the size, shape, materials, compo-
accordingly digitally subtracts the stored second bit of nents, circuit elements, wiring connections and
the phase increment signal from the preceding trans- contacts as well as in the details of the illustrated cir-
mission interval, as provided at the input terminal 87a cuitry and construction may be made without departing
thereof, from the currently received second bit of the
 65 from the spirit of the invention
phase increment signal, provided at the input terminal We claim.
87/>. The adder 87 provides an output signal indicating 1. A quadriphase differential phase-shift-keyed com-
the result of the digital subtraction over an output ter- munication system, said system including:
11 3,816,657 12
a. transmitter means for transmission of a phase-shift-
keyed signal formed from input data bits wherein
the input data bits are furnished to said transmitter
means over two channels as two streams of incom-
ing data bits for each successive transmission inter- 5
val, said transmitter means comprising
1. carrier source means for providing a carrier sig-
nal of a predetermined frequency,
2 encoding means responsive to the input data bits
for forming a two bit phase increment signal hav- 10
ing one of four values in accordance with the
input data bits,
3 means for modulating the phase increment signal
onto the carrier signal to form the transmitted
signal representing the data bits by the phase in- 15
crement signal; said encoding means comprising
first comparator means for forming the first bit of
the phase increment signal by comparing a first
incoming data bit with the first bit of the phase 20
increment signal formed during the preceding
transmission interval, and
second comparator means for forming the sec-
ond bit of the phase increment signal by com-
paring a second incoming data bit with the sec- 25
ond bit of the phase increment signal formed
during the preceding transmission interval; and
b. receiver means for receiving the signal from said
transmitter means, said receiver means comprising 30
1 means for deriving a local reference signal from
the received signal;
2. demodulator means for demodulating the re-
ceived signal with the local reference signal-to 35
form a received phase increment signal having
one of four states; and
3. decoding means responsive to the received
phase increment signal for forming output data
bits in accordance with the state of the received 40
phase increment signal
2. The structure of claim 1, wherein said first com-
parator means comprises
a means for storing the first bit of the phase incre-
ment signal formed during the preceding transmis- 45
sion first adder interval; and
b. first adder means for forming the first bit of the
phase increment signal when the stored first bit and
the incoming data bit differ
3. The structure of claim 2, wherein said first adder 50
means comprises:
means for forming a carry output signal when the
stored first bit and the incoming data bit are logic
"1" levels
4. The structure of claim 3, wherein said second com-
parator means comprises:
a. means for storing the second bit of the phase incre-
ment signal formed during the preceding transmis-
sion interval,
b. second adder means for digitally adding the stored
second bit, the second incoming data bit and the
carry output signal to form the second bit of the
phase increment signal.
5. The system of claim 1 wherein said decoding
means comprises means for forming a two bit output
data signal, said decoding means further comprising
a first receiver comparator means for forming the
first bit of the output data signal by comparing the
first bit of the currently received phase increment
signals with the first bit of the received phase incre-
ment signal from the preceding transmission inter-
val, and
b second receiver comparator means for forming the
second bit of the output data signal by comparing
the second bit of the currently received phase in-
crement signal with the second bit of the received
phase increment signal from the preceding trans-
mission interval
6. The structure of claim 5, wherein said first receiver
comparator means comprises.
a means for storing the first bit of the received phase
increment signal from the preceding transmission
interval, and
b first subtracter means for forming the first bit of
the output data signal when the stored first bit of
the received phase increment signal and the first bit
of the currently received phase increment signal
differ
7. The structure of claim 6, wherein said second re-
ceiver comparator means comprises
a storage means for storing the second bit of the re-
ceived phase increment signal from the preceding
transmission interval, and
b second subtractor means for digitally subtracting
said stored second bit in said storage means from
the currently received second bit of the phase in-
crement signal, said second subtractor means in-
cluding a three-input adder means for receiving the
stored second bit in said storage means at one in-
put, the currently received second bit of the phase
increment signal at a second input, and a constant
logic " I" signal at a third input thereof, and said
adder means forming a carry output subtract signal
when at least two of the signals to the said adder in-
puts are logic " 1" signals.
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